The communication between the two modules, which is operating at different clock speed. To ensure the lossless data transfer, there are few methods thro which we can make it happens. One of the method which will ensure the data integrity is FIFO technique. Where a FIFO is place between these two modules, and each modules communicate to FIFO for the data store and transfer.
We are keeping the following notation
module A – writing module module B – reading module
fa – writing clock speed fb – reading clock speed
burst length – no of data items to be transferred
ideal cycles – there is ideal cycles in between reading and writing
There are certain practical cases based on speed like fa > fb , fb > fa etc.
Ex1] if fa> fb with no idle cycles in both write and read.
Writing frequency fa = 80MHz
Reading Frequency fb = 50MHz
Burst Length = 120
There are no idle cycles in both reading and writing which means that,
all the items in the burst will be written and read in consecutive clock cycles.
Time required to write one data item = 1/80MHz = 12.5 nSec.
Time required to write all the data in the burst = 120 * 12.5 nSec. = 1500 nSec.
Time required to read one data item = 1/50MHz = 20 nSec.
So, for every 20 nSec, the module B is going to read one data in the burst.
So, in a period of 1500 nSec, 120 no. of data items can be written.
And the no. of data items can be read in a duration of 1500 nSec = 1500 nSec/20 nSec = 75
The remaining no. of bytes to be stored in the FIFO = 120 – 75 = 45.
So, the FIFO which has to be in this scenario must be capable of storing 45 data items.
Will cross validate from our calculator
Ex.2] if fa> fb with idle cycles in both write and read.
Writing frequency = fa = 80MHz
Reading Frequency = fb= 50MHz
Burst Length = 120.
No. of idle cycles between two successive writes is = 1.
No. of idle cycles between two successive reads is = 3
The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after
writing one data, module A is waiting for one clock cycle, to initiate the next write.
So, it can be understood that for every two clock cycles, one data is written.
The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after
reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it
can be understood that for every four clock cycles, one data is read.
Time required to write one data item = 2*1/80MHz = 25 nSec
Time required to write all the data in the burst = 120 * 25 nSec. = 3000 nSec.
Time required to read one data item = 4*1/50MHz = 80 nSec.
So, for every 80 nSec, the module B is going to read one data in the burst.
So, in a period of 3000 nSec, 120 no. of data items can be written.
The no. of data items can be read in a period of 3000 nSec = 3000 nSec/80 nSec = 37.5 ~ 37
The remaining no. of bytes to be stored in the FIFO = 120 – 37 = 83.
So, the FIFO which has to be in this scenario must be capable of storing 83 data items
Ex3] if fa< fb with idle cycles in both write and read (duty cycles of wr_enb and rd_enb can also be given in these type of questions).Writing frequency = fa = 30MHz.Reading Frequency = fb = 50MHz. Burst Length = No. of data items to be transferred = 120. No. of idle cycles between two successive writes is = 1. No. of idle cycles between two successive reads is = 3.
The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after
writing one data, module A is waiting for one clock cycle, to initiate the next write. So, it
can be understood that for every two clock cycles, one data is written.
The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after
reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it
can be understood that for every four clock cycles, one data is read.
Time required to write one data item = 2*1/30 = 66.667nSec.
Time required to write all the data in the burst = 120 * 66.667 nSec. = 8000 nSec.
Time required to read one data item = 4*1/50MHz = 80nSec
So, for every 80 nSec, the module B is going to read one data item in the burst.
So, in a period of 8000 nSec, 120 no. of data items can be written.
The no. of data items can be read in a period of 8000 nSec = 8000/80 = 100
The remaining no. of bytes to be stored in the FIFO = 120 – 100 = 20.
So, the FIFO which has to be in this scenario must be capable of storing 20 data items.
ex4] if fa = fb with idle cycles in both write and read (duty cycles of wr_enb and rd_enb can also be given in these type of questions).Writing frequency = fa = 50MHz.Reading Frequency = fb = 50MHz.Burst Length = No. of data items to be transferred = 120.No. of idle cycles between two successive writes is = 1.No. of idle cycles between two successive reads is = 3
The no. of idle cycles between two successive writes is 1 clock cycle. It means that, after
writing one data, module A is waiting for one clock cycle, to initiate the next write. So, it
can be understood that for every two clock cycles, one data is written.
The no. of idle cycles between two successive reads is 3 clock cycles. It means that, after
reading one data, module B is waiting for 3 clock cycles, to initiate the next read. So, it
can be understood that for every four clock cycles, one data is read.
Time required to write one data item = 2 ∗ 1/50Mhz = 40 nSec.
Time required to write all the data in the burst = 120 * 40 nSec. = 4800 nSec.
Time required to read one data item = 4 ∗ 1/50 = 80 nSec
So, for every 80 nSec, the module B is going to read one data item in the burst.
So, in a period of 4800 nSec, 120 no. of data items can be written.
The no. of data items can be read in a period of 4800 nSec = 4800/80 = 60
The remaining no. of bytes to be stored in the FIFO = 120 – 60 = 60.
So, the FIFO which has to be in this scenario must be capable of storing 60 data items
Please feel free to communicate for any farther help or support.
Thanks
Thanks for sharing. I read many of your blog posts, cool, your blog is very good.
Can you be more specific about the content of your article? After reading it, I still have some doubts. Hope you can help me.
Your point of view caught my eye and was very interesting. Thanks. I have a question for you.
Thanks for sharing. I read many of your blog posts, cool, your blog is very good.
Your article helped me a lot, is there any more related content? Thanks!
The point of view of your article has taught me a lot, and I already know how to improve the paper on gate.oi, thank you.
Your point of view caught my eye and was very interesting. Thanks. I have a question for you.
Your article helped me a lot, is there any more related content? Thanks!
Thanks for the comprehensive overview. Very helpful!
Your point of view caught my eye and was very interesting. Thanks. I have a question for you. https://www.binance.com/uk-UA/register?ref=W0BCQMF1
I don’t think the title of your article matches the content lol. Just kidding, mainly because I had some doubts after reading the article. https://accounts.binance.com/ru/register?ref=V3MG69RO
Your article helped me a lot, is there any more related content? Thanks! https://accounts.binance.com/ar-BH/register?ref=V2H9AFPY
Thank you for sharing this information! If you need some details about Thai-Massage than have a look here YH9
Can you be more specific about the content of your article? After reading it, I still have some doubts. Hope you can help me. https://accounts.binance.com/sk/register-person?ref=OMM3XK51
قنوات الألياف البصرية يقدم مصنع إيليت بايب في العراق قنوات الألياف البصرية المصممة لحماية وإدارة كابلات الألياف البصرية بدقة. تم بناء قنواتنا لضمان الحد الأدنى من فقدان الإشارة وأقصى حماية ضد التلف المادي والعوامل البيئية. مع التركيز على الحفاظ على الأداء العالي والموثوقية، تعتبر قنوات الألياف البصرية الخاصة بنا ضرورية للبنى التحتية الحديثة للاتصالات. معروفون بالتزامنا بالجودة، يعد مصنع إيليت بايب أحد أكثر المصانع موثوقية في العراق، حيث يقدم قنوات تلتزم بالمعايير الدولية. اكتشف المزيد عن منتجاتنا على elitepipeiraq.com.
قنوات الكابلات الكهربائية (المعدنية) يفخر مصنع إيليت بايب في العراق بتقديم قنوات الكابلات الكهربائية (المعدنية) ذات الجودة العالية، المصممة لتوفير قوة وحماية فائقة لأنظمة الأسلاك الكهربائية. تم تصميم قنواتنا المعدنية لتحمل الظروف القاسية، مما يوفر حماية قوية ضد الصدمات الميكانيكية والتداخل الكهرومغناطيسي. مثالية للتطبيقات الشديدة، هذه القنوات ضرورية لضمان سلامة وموثوقية التركيبات الكهربائية. كأحد الأسماء الرائدة في الصناعة، يتميز مصنع إيليت بايب بجودة عالية وموثوقية في إنتاج القنوات المعدنية التي تلبي أقسى المعايير. اكتشف المزيد على موقعنا: elitepipeiraq.com.
Thank you for your sharing. I am worried that I lack creative ideas. It is your article that makes me full of hope. Thank you. But, I have a question, can you help me?
Thank you for your sharing. I am worried that I lack creative ideas. It is your article that makes me full of hope. Thank you. But, I have a question, can you help me?
Thank you for your sharing. I am worried that I lack creative ideas. It is your article that makes me full of hope. Thank you. But, I have a question, can you help me?
Your article helped me a lot, is there any more related content? Thanks!
With a focus on precision and reliability, BWER offers state-of-the-art weighbridge systems to Iraq’s industries, meeting international standards and supporting operational efficiency.
Enhance your industrial operations with BWER weighbridges, designed for exceptional accuracy and durability to support Iraq’s growing infrastructure and logistics sectors.